Abstract: Threshold voltage (V t ) of a field effect transistor (FET) is observed to shift with stressing time and this stress induced V t shift is an important transistor reliability issue. V t shifts that occur under negative gate bias is referred as NBTI and those that occur under positive bias is referred as PBTI or charge trapping. In this paper, we present results of experimental and modeling studies of NBTI and PBTI for a variety of FETs with different gate dielectric stacks (SiO 2 /HfO 2 , SiON) and gate materials (TiN, NiSi, Re, poly Si). In part I, NBTI measurement and modeling results for SiO 2 /HfO 2 /metal pFETs are presented. The main result is that the estimated V t shifts at 10 years due to NBTI is independent of metal gate material and is comparable to those for conventional SiON/poly-Si pFETs. In part II, PBTI measurement and modeling results for SiO 2 /HfO 2 /metal nFETs are presented. The main results are as follows. PBTI significantly increases as the Hf content in the high κ layer is increased. PBTI in TiN and Re gated SiO 2 /HfO 2 devices is much smaller than those observed for SiO 2 /HfO 2 /NiSi. In summary for SiO 2 /HfO 2 stacks, NBTI is observed to be independent of gate material whereas PBTI is significantly worse for FUSI gated devices. Consequently, HfO 2 FETs with TiN and Re gates exhibit over all superior transistor reliability characteristics in comparison to fO H 2 /FUSI FETs.
Experimental Details: NBTI and PBTI measurements were made on pFETs and nFETs, respectively; the details for measuring V t shifts (∆V t ) as a function of stress time is given elsewhere [1, 2] . ∆V t measurements were made at 125 o C at various positive and negative stress voltages. In this study, all the high κ stacks consist of SiO 2 (~6 )/HfO 2 (25 ) and received a high temperature (~1000 o C) post deposition anneal and a forming gas anneal. TiN and Re gates were deposited by sputtering and CVD, respectively. Silicidation temperature for NiSi was 500 o C.
NBTI Modeling and Experimental Study:
Measured ∆V t versus stress time curves are analyzed by using previously proposed model for NBTI [1] . The model assumes that both interfacial and oxide hole traps are created due to depassivation of Si-H bonds at the silicon interface, and the depassivation is mediated by dispersive diffusion of protons. The equilibrium hole occupancy of traps is given by Fermi function. The model predicts a stretched exponential equation for V t shift as a function of stressing time (t) as given below.
(1) where ∆V max , τ o and β are fitting parameters; τ o and ∆V max are both function of stress oxide field E stress , whereas β is independent of E stress . Equation 1 will be used for fitting ∆V t versus stress time curves for NBTI, thus estimating ∆V t values at 10 years lifetime. Fig. 1 (a) -(d) shows the dependence of NBTI induced ∆V t on stress time at various negative stress voltages for a variety of pFETs. As shown in Fig. 1 , the model fits (eq. 1) are in good agreement with data for a variety of pFETs and are used for estimating ∆V t at 10 years of stress time. In Fig. 2 , NBTI results for NiSi, TiN and Re gated pFETs are compared with those conventional pFETs. Since T inv values are different for various pFETs, ∆Q max values are compared. ∆Q max is the charge density created after 10 years of stress: ∆Q max = ∆V t (10 yr) · ε ox /T inv , where ε ox is the permittivity of SiO 2 and ∆V t (10 yr.) is the estimated shift after 10 years of stressing and are estimated by fitting equation 1 to measured curves as shown in figures 1. In Fig. 2 , NBTI induced ∆Q max for TiN and Re pFETs are observed to be comparable to those for NiSi and convention pFETs. Since all the pFETs in this study have a similar Si/oxide interface, the result of Fig. 2 indicates that NBTI depends predominantly on the Si/oxide interfacial property. In summary, NBTI shows no measurable dependence on gate material or dielectric stack provided Si/oxide interfacial quality remains same.
PBTI Modeling and Experimental Study:
A model for charge trapping is proposed for high κ nFETs [2] . The trapping physics in high κ stacks is assumed to be same as that were proposed for SiO 2 with one main exception: the trapping cross section is assumed have a small distribution in its values. Like the NBTI model equation, the model equation for charge trapping is also a stretched exponential equation as shown below.
where ∆V max , τ and γ are fitting parameters. Equation 2 will be used for fitting ∆V t versus stress time curves for PBTI, thus estimating ∆V t values at 10 years lifetime. Fig. 3 shows the dependence of PBTI on stressing time and bias for SiO 2 /HfO 2 /NiSi, SiO 2 /HfSO/NiSi and SiO 2 /NiSi nFETs. From Fig. 3 , we observe that the charge trapping increases as the Hf content in the high κ layer increases, thereby indicating that the interaction between poly-Si (before silicidation) and Hf plays an important role in creating traps in the high κ gate dielectric stacks. Fig. 4 shows the dependence of PBTI induced ∆V t on stress time for SiO 2 /HfO 2 /TiN nFETs. In both figures 3 and 4 symbols are measurements and solid lines are model fits obtained using equation 2. As shown in these two figures model equation gives good fits over several decades of stress time for a variety of high κ nFETs. Measurements similar to those for HfO 2 /TiN nFETs were also made for HfO 2 /Re nFETs. In Fig. 5 , PBTI in HfO 2 stacks with TiN and Re as gates are compared with those for HfO 2 /NiSi nFETs. As shown in the figure, PBTI in NiSi gated nFETs is significantly worse than PBTI in TiN and Re gated devices.
Conclusions: Experimental and modeling study for a variety of high κ FETS is presented. NBTI and PBTI in FUSI (NiSi), TiN, 
